BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Chicago
X-LIC-LOCATION:America/Chicago
BEGIN:DAYLIGHT
TZOFFSETFROM:-0600
TZOFFSETTO:-0500
TZNAME:CDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0500
TZOFFSETTO:-0600
TZNAME:CST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20260202T201223Z
LOCATION:Hall 6
DTSTART;TZID=America/Chicago:20251117T163700
DTEND;TZID=America/Chicago:20251117T163700
UID:submissions.supercomputing.org_SC25_sess553_job234@linklings.com
SUMMARY:ASIC Design Engineer
DESCRIPTION:Cornelis Networks is hiring talented ASIC Design Engineers wit
 h deep experience in one or more of the key areas required to build the wo
 rld-class SoCs to be deployed in high performance computing, high performa
 nce data analytics, and artificial intelligence interconnect solutions.\n\
 nKey Responsibilities\n- Implementation of the advanced ethernet protocols
  for the next generation ethernet ASICs.  \n- Write micro architecture spe
 cifications. \n- Pre-silicon: Define timing constraints for the RTL block 
 and work with Physical Design engineers for timing optimization.\n- Pre-si
 licon: Work with the verification engineers to create block/system level t
 est plans and ensure that the design is adequately covered.\n- Post-silico
 n: Work with hardware/firmware/software engineers to resolve ASIC issues. 
  \n\nMinimum Qualifications\nB.S. or M.S.  degree in Computer or Electrica
 l Engineering. \n10+ years of post-college experience in digital design wi
 th proficiency in Verilog, System Verilog.\nRelevant experience in timing 
 closure and familiarity with modern physical design methodologies.\nDemons
 trated strength with system level debug and determining root cause of tech
 nical issues.\nStrong verbal and written communications skills.\n\nPreferr
 ed Qualifications\nExperience with Ethernet architecture and Networking pr
 otocols. \nFamiliarity and experience in design of some ethernet protocols
  applicable to ethernet adapters and switches.\nExperience with multiple c
 lock designs and asynchronous interfaces\n\nJob Location: This role may wo
 rk remote from Costa Rica via an EOR (Employer of Record).\nAt Cornelis Ne
 tworks your base salary is only one component of your comprehensive total 
 rewards package. Your base pay will be determined by factors such as your 
 skills, qualifications, experience, and location relative to the hiring ra
 nge for the position. Depending on your role, you may also be eligible for
  performance-based incentives, including an annual bonus or sales incentiv
 es.\n\nCornelis Networks does not accept unsolicited resumes from headhunt
 ers, recruitment agencies, or fee-based recruitment services. Cornelis Net
 works is an equal opportunity employer, and all qualified applicants will 
 receive consideration for employment without regard to race, color, religi
 on, sex, sexual orientation, gender identity or expression, pregnancy, age
 , national origin, disability status, genetic information, protected veter
 an status, or any other characteristic protected by law. We encourage appl
 ications from all qualified candidates and will accommodate applicants’ ne
 eds under the respective laws throughout all stages of the recruitment and
  selection process.\n\nRegistration Category: Technical Program Reg Pass, 
 Workshop Reg Pass, Tutorial Reg Pass, Exhibits Reg Pass\n\nCountry: Costa 
 Rica\n\nCompany: Cornelis Networks\n\nIn-Person / Remote: Remote\n\nPart T
 ime / Full Time: Full Time\n\nPosition Type: Permanent\n\n
END:VEVENT
END:VCALENDAR