BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Chicago
X-LIC-LOCATION:America/Chicago
BEGIN:DAYLIGHT
TZOFFSETFROM:-0600
TZOFFSETTO:-0500
TZNAME:CDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0500
TZOFFSETTO:-0600
TZNAME:CST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20260202T201222Z
LOCATION:Hall 6
DTSTART;TZID=America/Chicago:20251117T163500
DTEND;TZID=America/Chicago:20251117T163500
UID:submissions.supercomputing.org_SC25_sess553_job229@linklings.com
SUMMARY:PCIe ASIC Design Engineer
DESCRIPTION:Cornelis Networks is hiring a Senior ASIC Design Engineer to l
 ead the design and integration of PCIe controllers into our next-generatio
 n SoCs. The ideal candidate will have deep expertise in PCI Express protoc
 ol (Gen4/Gen5/Gen6), integration into high performance ASICs, emulation an
 d post silicon bring-up. \n\nKey Responsibilities: \n- Own end-to-end inte
 gration of PCIe IP into complex ASIC designs. \n- Collaborate with IP vend
 ors, architecture, verification, physical design, and software teams to de
 liver robust PCIe subsystems. \n- Drive performance optimization efforts a
 cross the PCIe stack, from PHY tuning to DMA/transaction layer efficiency.
  \n- Contribute to system architecture and microarchitecture discussions w
 ith a focus on IO and interconnect scalability. \n- Lead silicon bring-up 
 and validation of PCIe links in the lab; work closely with board and firmw
 are teams. \n- Debug functional and performance issues at RTL, gate-level,
  and silicon. \n- Ensure compliance with PCIe specifications and participa
 te in interoperability testing where needed. \n- Provide mentorship to jun
 ior engineers and help define PCIe subsystem development best practices. \
 n- Good understanding of high-bandwidth, low-latency connectivity for high
 -performance compute platforms \n\nMinimum Qualifications: \nBS/MS in Elec
 trical Engineering, Computer Engineering, or related field. \n10+ years of
  industry experience in ASIC/SoC design with a focus on PCIe controller in
 tegration. \nProven experience in silicon bring-up and debug of high-speed
  interfaces. \nSolid understanding of PCIe protocol stack (PHY, MAC, TLP, 
 DLL), configuration space, and link training. \nHands-on experience with P
 CIe verification environments, performance tuning, and power-aware design.
  \nFamiliarity with PCIe compliance testing, simulation tools (e.g., VCS, 
 Questa), and lab equipment (e.g., protocol analyzers, oscilloscopes). \nSt
 rong scripting (Python, Perl, TCL) and debugging skills. \nStrong verbal a
 nd written communication skills. \n\nPreferred Qualifications: \nExperienc
 e with PCIe Gen5/Gen6 and advanced retimer or switch solutions. \nExposure
  to CXL, CCIX, or other cache-coherent interconnects. \nBackground in data
  center or AI/ML accelerator architectures. \nExperience with emulation an
 d prototyping platforms (e.g., ZeBu, Palladium, HAPS) for PCIe subsystem v
 alidation. \n\nLocation: This is a remote position for employees residing 
 within the United States.\n\nWe offer a competitive compensation package t
 hat includes equity, cash, and incentives, along with health and retiremen
 t benefits. Our dynamic, flexible work environment provides the opportunit
 y to collaborate with some of the most influential names in the semiconduc
 tor industry. \n\nAt Cornelis Networks your base salary is only one compon
 ent of your comprehensive total rewards package. Your base pay will be det
 ermined by factors such as your skills, qualifications, experience, and lo
 cation relative to the hiring range for the position. Depending on your ro
 le, you may also be eligible for performance-based incentives, including a
 n annual bonus or sales incentives. \n\nIn addition to your base pay, you’
 ll have access to a broad range of benefits, including medical, dental, an
 d vision coverage, as well as disability and life insurance, a dependent c
 are flexible spending account, accidental injury insurance, and pet insura
 nce. We also offer generous paid holidays, 401(k) with company match, and 
 Open Time Off (OTO) for regular full-time exempt employees. Other paid tim
 e off benefits include sick time, bonding leave, and pregnancy disability 
 leave. \n\nCornelis Networks does not accept unsolicited resumes from head
 hunters, recruitment agencies, or fee-based recruitment services. Cornelis
  Networks is an equal opportunity employer, and all qualified applicants w
 ill receive consideration for employment without regard to race, color, re
 ligion, sex, sexual orientation, gender identity or expression, pregnancy,
  age, national origin, disability status, genetic information, protected v
 eteran status, or any other characteristic protected by law. We encourage 
 applications from all qualified candidates and will accommodate applicants
 ’ needs under the respective laws throughout all stages of the recruitment
  and selection process.\n\nRegistration Category: Technical Program Reg Pa
 ss, Workshop Reg Pass, Tutorial Reg Pass, Exhibits Reg Pass\n\nCountry: Un
 ited States of America\n\nCompany: Cornelis Networks\n\nIn-Person / Remote
 : Remote\n\nPart Time / Full Time: Full Time\n\nPosition Type: Permanent\n
 \n
END:VEVENT
END:VCALENDAR