BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Chicago
X-LIC-LOCATION:America/Chicago
BEGIN:DAYLIGHT
TZOFFSETFROM:-0600
TZOFFSETTO:-0500
TZNAME:CDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0500
TZOFFSETTO:-0600
TZNAME:CST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20260202T201222Z
LOCATION:Hall 6
DTSTART;TZID=America/Chicago:20251117T163200
DTEND;TZID=America/Chicago:20251117T163200
UID:submissions.supercomputing.org_SC25_sess553_job217@linklings.com
SUMMARY:ASIC Verification Engineer - Automation
DESCRIPTION:Cornelis Networks builds world-class SoCs enabling high perfor
 mance computing, data analytics, and AI interconnect solutions. We are exp
 anding our Design Verification (DV) organization with engineers who are pa
 ssionate about tooling, flows, automation, and AI/ML that scale verificati
 on to first-pass silicon success.\n\nWe are seeking an ASIC Verification E
 ngineer – Automation to own and evolve the tools, flows, automation, and A
 I capabilities across the entire DV lifecycle—from UVM testbench bring-up 
 and coverage analytics to large-scale regressions, CI/CD, intelligent tria
 ge, and release pipelines. You will collaborate with software, hardware, R
 TL design, emulation, and post-silicon teams to deliver robust, reproducib
 le, and data-driven DV at scale. Ideal candidates combine hands-on ASIC DV
  experience with a strong focus on automation, infrastructure, and AI-assi
 sted workflows.\n\nKey Responsibilities:\n- Architect, implement, and main
 tain DV automation, regression infrastructure, and CI/CD pipelines.\n- Bui
 ld scalable, reliable pipelines for multi-simulator execution (VCS, Xceliu
 m, Questa).\n- Manage coverage collection/merge, results triage, flake det
 ection, and auto-bisection.\n- Apply AI/ML for DV acceleration, log/wave s
 ummarization, anomaly detection, failure clustering, and predictive test s
 election.\n- Develop and maintain high-quality datasets, heuristics, and m
 odels for bug triage and assignment.\n- Standardize tooling, environment s
 etups, runbooks, and automated workflows.\n- Integrate lint/CDC/formal flo
 ws, observability dashboards (Grafana/Prometheus/ELK), and performance met
 rics.\n- Collaborate with DV and design engineers to ensure coverage closu
 re, debuggability, and reproducibility.\n- Mentor peers and document best 
 practices for automation and AI-assisted DV.\n\nMinimum Qualifications:\n\
 nB.S. in EE, CE, CS, or related field.\n5+ years (Mid-Level) / 8–10+ years
  (Senior) in ASIC DV and DV/EDA automation.\nProficiency in SystemVerilog,
  UVM, and RTL debugging; experience with at least one major simulator (VCS
  preferred) and coverage tools.\nStrong scripting skills (Python, Shell, T
 cl, Make/CMake) and Linux proficiency (containers included).\nHands-on Git
 /GitHub experience, including CI/CD, protected branches, and workflow auto
 mation.\nPractical experience applying ML/AI to DV flows, triage, or opera
 tions; experience with Python ML/data stack.\nFamiliarity with job schedul
 ers (SLURM/LSF/PBS/SGE) and license-aware scheduling.\n\n\nPreferred Quali
 fications:\n\nM.S. in EE, CE, CS, or related.\nDomain expertise in high-sp
 eed networking: 50G/100G/400G Ethernet MAC/PCS, UDP/TCP/IP, RDMA/RoCE, IPs
 ec.\nDeep AI/ML experience for DV: LLMs for summarization, vector stores (
 FAISS/Milvus), prompt design, MLOps tools, and model serving at regression
  scale.\nExperience with emulation/prototyping (Palladium, ZeBu, Protium, 
 FPGA) integrated into DV flows.\nObservability and metrics-driven operatio
 ns experience; GitHub Enterprise administration; cloud or hybrid HPC for E
 DA/model workloads.\n\nLocation: This is a remote position for employees r
 esiding within the United States \n\nWe offer a competitive compensation p
 ackage that includes equity, cash, and incentives, along with health and r
 etirement benefits. Our dynamic, flexible work environment provides the op
 portunity to collaborate with some of the most influential names in the se
 miconductor industry. \n\nAt Cornelis Networks your base salary is only on
 e component of your comprehensive total rewards package. Your base pay wil
 l be determined by factors such as your skills, qualifications, experience
 , and location relative to the hiring range for the position. Depending on
  your role, you may also be eligible for performance-based incentives, inc
 luding an annual bonus or sales incentives.\n\nIn addition to your base pa
 y, you’ll have access to a broad range of benefits, including medical, den
 tal, and vision coverage, as well as disability and life insurance, a depe
 ndent care flexible spending account, accidental injury insurance, and pet
  insurance. We also offer generous paid holidays, 401(k) with company matc
 h, and Open Time Off (OTO) for regular full-time exempt employees. Other p
 aid time off benefits include sick time, bonding leave, and pregnancy disa
 bility leave.\n\n\n\nCornelis Networks does not accept unsolicited resumes
  from headhunters, recruitment agencies, or fee-based recruitment services
 . Cornelis Networks is an equal opportunity employer, and all qualified ap
 plicants will receive consideration for employment without regard to race,
  color, religion, sex, sexual orientation, gender identity or expression, 
 pregnancy, age, national origin, disability status, genetic information, p
 rotected veteran status, or any other characteristic protected by law. We 
 encourage applications from all qualified candidates and will accommodate 
 applicants’ needs under the respective laws throughout all stages of the r
 ecruitment and selection process.\n\nRegistration Category: Technical Prog
 ram Reg Pass, Workshop Reg Pass, Tutorial Reg Pass, Exhibits Reg Pass\n\nC
 ountry: United States of America\n\nCompany: Cornelis Networks\n\nIn-Perso
 n / Remote: Remote\n\nPart Time / Full Time: Full Time\n\nPosition Type: P
 ermanent\n\n
END:VEVENT
END:VCALENDAR