BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Chicago
X-LIC-LOCATION:America/Chicago
BEGIN:DAYLIGHT
TZOFFSETFROM:-0600
TZOFFSETTO:-0500
TZNAME:CDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0500
TZOFFSETTO:-0600
TZNAME:CST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20260202T201804Z
LOCATION:231
DTSTART;TZID=America/Chicago:20251117T140000
DTEND;TZID=America/Chicago:20251117T143000
UID:submissions.supercomputing.org_SC25_sess207_ws_p3hpc112@linklings.com
SUMMARY:Preserving CUDA Syntax for SYCL Portability: A Thin C++ Abstractio
 n without Kernel Migration
DESCRIPTION:Esteban M. Rangel and Humza Qureshi (Argonne National Laborato
 ry (ANL))\n\nPreparing large-scale scientific applications for diverse GPU
  architectures requires strategies that balance performance, portability, 
 and long-term maintainability.  \nWe introduce a unified kernel abstractio
 n and evaluate it using CRK-HACC, a production N-body cosmology code, enab
 ling single-source compilation through both CUDA and SYCL toolchains. Our 
 approach introduces a thin C++ layer that preserves the original CUDA kern
 el syntax and launch style while providing SYCL compatibility through a me
 chanical ``functorization'' process. This method avoids the complexity of 
 automated source translation, retains architecture-specific optimizations,
  and reduces maintenance effort by eliminating code duplication.  We evalu
 ate the implementation on two DOE leadership systems—Polaris (NVIDIA GPUs)
  and Aurora (Intel GPUs)—comparing kernel-level execution times across bac
 kends and architectures.  Results show competitive performance for SYCL re
 lative to native CUDA while preserving code clarity and portability.  \nTh
 is case study demonstrates a practical path toward sustaining performance 
 in complex, physics-rich codes as HPC hardware continues to evolve.\n\nTag
 : Performance Evaluation, Scalability, & Portability\n\nRecording: Livestr
 eamed, Recorded\n\nRegistration Category: Technical Program Reg Pass, Work
 shop Reg Pass\n\nSession Chairs: CJ Newburn (NVIDIA Corporation), Scott J.
  Parker (Argonne National Laboratory (ANL)), John Pennycook (Intel Corpora
 tion), and Kenneth Weiss (Lawrence Livermore National Laboratory (LLNL))\n
 \n
END:VEVENT
END:VCALENDAR
